Abstract-Measuredpropagation characteristics ofFinite Ground Coplanar (FGC) waveguide on silicon substrates with resistivities spanning 3 orders ofmagnitude (0.1 to 15.6 Ohm cm) and a 20 pm thick polyimide interface layer are presented as afunction ofthe FGCgeometry. Results show that there is an optimum FGCgeometryfor minimum loss, and silicon with a resistivity of0
INTRODUCTION Radio Frequency and Microwave Monolithic
Integrated Circuits (RFICs and MMICs) fabricated on silicon substrates have obtained widespread use in personal communication, GPS, and other systems that are highly dependent on cost. While some of this market is due to reductions of CMOS gate width, the rest of it is due to the development of SiGe Heterojunction Bipolar Transistors (HBTs). Both of these technologies have pushed the frequency range of silicon RFICs to X-Band for commercial parts and Ka-Band and V-Band for research circuits. However, transmission lines and passive circuit components fabricated directly on standard, lowresistivity silicon wafers commonly used in commercial foundries have high loss, or low Qfactors [1] . Therefore, the transmission lines and passive components must be designed to shield the electric fields from the silicon as is done in thin film microstrip lines [2] , or the field interaction with the silicon must be reduced by the use of insulators that separate the metal lines from the silicon [3] [4] . Figure 1 shows a Finite Ground Coplanar (FGC) line fabricated on silicon with a polyimide interface layer, which lifts the transmission line off of the silicon wafer and minimizes field interaction. The FGC line shown in Figure 1 may be thought of as a MetalInsulator-Semiconductor (MIS) structure that may support three modes of propagation (skin effect mode, a dielectric quasi-TEM mode, and a slow-wave mode), and prior work on MIS coplanar waveguides has explored this with the goal of developing slow wave structures for circuits size reduction [5] [6] [7] . However, the slow-wave structures were built on thin insulators deposited over a thin, highly doped semiconductor layer that is grown on an insulating material [5, 6] . Because the insulating layer is thin (less than 1 ptm), the fields interact strongly with the semiconductor layer and the attenuation is reported to be greater than 10 dB/cm [6, 7] . Thus, while interesting aid useful for some purposes, the attenuation is too high for most Si RFICs. While references [3] and [4] Frequency (GHz)
The 1.8 Ohm cm silicon substrate has similar frequency dependence, but inflection points are seen that indicate a more complicated frequency dependence. If the substrate resistivity is increased by another order of magnitude to 15.6 Ohm cm, the attenuation appears to be conductor loss dominated, but still indicating the influence of other loss mechanisms. In fact, a = a f b may not be used to model the attenuation. Using the information in Figure 2 , the dependence of attenuation on the FGC line geometry and Si resistivity may be obtained. This is summarized in Figure 3 , which shows the attenuation as a function of S+2W with the Si resistivity as a parameter. As seen in Figure 3 , for circuits in the microwave region, the FGC dimensions must be chosen to minimize the total loss, which is a combination of the conductor and dielectric loss. From Figures 3a and 3b , it is seen that S+2W approximately equal to 90 ptm yields the minimum attenuation at both 25 and 40 GHz. This is the same value that yielded an approximately linear frequency dependence for low resistivity substrates, and yields a design rule of (S+2W)/Hp=4 for minimum insertion loss. For smaller line width, conductor loss is higher, but for wider lines, the electric field interaction with the silicon is greater, which increases dielectric loss. For low frequencies (f-1 GHz), it has been found that S+2W should be maximized for low attenuation. Figure 3 also shows the interesting result that Si with a resistivity near 1 Ohm cm has higher attenuation than resistivities of 0.1 and 10 Ohm cm. A peak in attenuation over a range of substrate resistivity has been predicted for MIS coplanar lines with thin insulator and semiconductor layers [6] , but the value of the resistivity for maximum attenuation is different in this case. Lastly, Figure 3 
